One of the essential features in modern computer systems is context switching, which allows multiple threads of execution to time-share a limited number of processors. While very useful, context switching can introduce high performance overheads, with one of the primary reasons being the cache perturbation effect. Between the time a thread is switched out and when it resumes execution, parts of its working set in the cache may be perturbed by other interfering threads, leading to (context switch) cache misses to recover from the perturbation.
INTRODUCTION
One of the essential features in modern computer systems is context switching. It allows a system to provide an illusion of many threads of running simultaneously on a limited number of processors by time-sharing the processors. While very useful, context switching introduces high overheads directly and indirectly [Agarwal et al. 1988; David et al. 2007; Fromm and Treuhaft 1996; Li et al. 2007; Mogul and Borg 1991; Tsafrir 2007; Hwu and Conte 1994] . Direct context switch overheads include saving and restoring processor registers, flushing the processor pipeline, and executing the OS scheduler. Indirect context switch overheads include the perturbation of the cache and TLB states. When a process/thread is switched out, another process/thread runs and brings its own working set to the cache. When the switched-out process/thread resumes execution, it has to refill the cache and TLB to restore the state lost due to the context switch. Prior research has shown that indirect context switch overheads, mainly the cache perturbation effect, are significantly larger than direct overheads [David et al. 2007; Fromm and Treuhaft 1996; Li et al. 2007; Tsafrir 2007] . We refer to the extra cache misses due to cache perturbation by context switching as context switch cache misses.
The number of context switch misses suffered by a thread is determined by the frequency of context switches as well as the number of context switch misses that occur after each context switch. The factors that affect the frequency of context switches and how they affect it are relatively easy to pinpoint and straightforward to understand. For example, the frequency of context switches is proportional to the level of processor sharing, that is, the number of threads/processes that time-share a single processor. Factors that tend to increase the degree of processor sharing include thread-level parallelism and virtualization. Factors that tend to decrease the degree of processor sharing include multicore design. The frequency of context switches is inversely proportional to the time quantum size allocated by the OS.
However, factors that affect the number of context switch misses after a single context switch are not well understood. For example, it seems reasonable to expect that the part of the working set of a thread displaced from the cache due to a context switch will need to be fully reloaded back into the cache by the thread through cache misses, which we refer to as required reload misses. One may expect that the number of context switch misses a thread suffers from to be closely related to the number of required reload misses. For the ease of discussion, we refer to this expectation as the required reload misses hypothesis. Unfortunately, the hypothesis is grossly inadequate at explaining the actual behavior of context switch misses. Figure 1 shows the average number of context switch misses that occur on a single context switch for eleven SPEC2006 benchmarks [Standard Performance Evaluation Corporation 2006] . Each benchmark time-shares a single processor with libquantum using 5ms time quantum, for a period of 2 billion instructions. The context switch misses are collected on a full system simulation that runs an unmodified Linux Operating System (OS), with the processor having a 1MB L2 cache.
1 The x-axis shows the applications sorted based on the L2 cache miss rate (shown in the parentheses) of each application when it runs alone on a dedicated processor.
The required reload misses hypothesis cannot explain the variation of context switch misses across benchmarks, since the number of bytes in the working displaced by libquantum on a single context switch is roughly the same across all benchmarks. The reason for this is because the hypothesis ignores the fact that not all displaced bytes of the working set of a thread are going to be accessed again by the thread when it resumes execution. Hence, the temporal reuse pattern of an application affects its context switch misses, but the exact relationship between them is still unclear. For example, ignoring cold misses, the cache miss rate of an application represents how likely a block that was used in the past and has been replaced from the cache will be reused. However, the figure shows that there is no apparent correlation between an application's miss rate with how many context switch misses it suffers from. For example, despite having similar miss rates, hmmer suffers from more than three times the context switch misses that sjeng suffers from.
Another reason why the required reload misses hypothesis is inadequate is that it assumes that context switch misses only arise due to the displaced working set. However, cache perturbation actually affects context switch misses through another channel. Specifically, it causes the nondisplaced part of the working set to become less "fresh" in the cache, as it is shifted in its recency (or stack) order to be closer to the Least Recently Used (LRU) position in the cache. This recency reordering causes the reordered cache blocks to have an elevated chance to be replaced by the thread itself when it resumes execution, before the thread has a chance to reuse them. Because these blocks are replaced by the thread itself (rather than by interfering threads from other applications), these misses have not been correctly reported as context switch misses in prior studies [Agarwal et al. 1889 [Agarwal et al. , 1988 Koka and Lipasti 2005; Thiebaut and Stone 1987] , causing the number of context switch misses to be systematically underestimated. To give an illustration of the magnitude of the underestimation, Figure 2 shows the fractions of two types of context switch misses for twelve SPEC CPU2006 applications. Replaced misses are context switch misses due to the part of working set that is displaced by the interfering thread, while reordered misses are ones due to the part of working set that is merely reordered in the cache. The evaluation setup is the same as in Figure 1 , except that the result shown for each application is the average context switch misses when the application is coscheduled with eleven other applications. The figure shows that reordered misses account for between 10% to 28% of the total context switch misses for a 1MB cache and slightly higher for a 2MB cache. In other words, not counting reordered misses as context switch misses may underestimate the number of context switch misses rather significantly.
Clearly, a simple hypothesis such as the required reload misses hypothesis is inadequate in explaining what factors affect the number of context switch misses a thread suffers from and how they exactly affect it. Hence, the goal of this article is to understand how cache parameters, a thread's temporal reuse patterns, and the amount of cache perturbation influence the number of context switch misses the thread suffers from. We hope that a better understanding of the nature of context switch misses can help researchers in coming up with techniques to reduce them. Our first contribution is characterizing context switch misses, especially focusing on the reordered misses: their magnitude, how they affect different applications, and how they are affected by cache sizes and the amount of cache perturbation. The main findings are that context switch misses can contribute to a significant increase in the total L2 cache misses, they tend to increase along with the cache size up until the cache size is large enough to hold the entire combined working sets, reordered misses tend to contribute to an increasing fraction of context switch misses as the cache size increases, and the maximum number of reordered misses occurs when cache perturbation displaces roughly a half of the total cache blocks.
Our second contribution is an analytical model-based investigation to establish how the temporal reuse pattern of a thread, the amount of cache perturbation, and the number of context switches that the thread suffers from are mathematically related. Compared to empirical studies, such mathematical relationship allows us to gain clearer insights into the behavior of context switch misses. We validate our Markov-based model against the results 
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• 21:5 obtained from full-system simulation of SPEC2006 applications. We find that the model is sufficiently accurate in predicting the trends of context switch misses. The model allows us to derive insights into precisely why some applications are more vulnerable to context switch misses than others. Then, as one case study, we apply the model to analyze how prefetching and context switch misses interact with each other in various applications. The investigation leads us to a previously unreported observation that prefetching can aggravate the number of context switch misses an application suffers from. In addition, perversely, the more effective prefetching is for an application, the higher the number of context switch misses the application suffers from. We also investigate how cache sizes affect the number of context switch misses. Our study shows that under relatively heavy workloads in the system, the worst-case number of context switch misses an application suffers from tends to increase with cache sizes, to the extent that may completely negate the reduction in other types of cache misses.
The rest of this article is organized as follows: Section 2 reviews related work, Section 3 characterizes the context switch misses across different applications, Section 4 describes the analytical model in detail Section 5 analyzes the validation results, Section 6 discusses two case studies on prefetching and cache size, respectively, and Section 7 concludes this article.
RELATED WORK
There have been many empirical studies aiming at understanding the magnitude and behavior of context switching overheads [David et al. 2007; Fromm and Treuhaft 1996; Koka and Lipasti 2005; Kwak et al. 1999; Li et al. 2007; Mogul and Borg 1991; Tsafrir 2007] . Mogul and Borg [1991] evaluated the impact of context switching on the Cycles Per Instruction (CPI) and cache miss rates for various cache parameters and found that the overheads for an average context switch could be up to tens to hundreds of microseconds. Kwak et al. [1999] evaluated multithreaded systems and showed that fast context switching could improve performance by exploiting data locality. Koka and Lipasti [2005] characterized context switch misses of an application for various cache parameters and investigated how a potentially optimum scheduling policy could reduce them. Li et al. [2007] and Fromm and Trehaft [1996] measured both direct and indirect context switching overheads through simulation and concluded that indirect context switch overheads due to the cache perturbation effect are much more significant than direct overheads. Tsafrir [2007] and David et al. [2007] performed similar experiments on Intel Pentium and ARM platforms, respectively, and arrived at the same conclusion. Li et al. [2007] also showed that the working set and data access patterns of an application could significantly affect the context switch overheads.
Our study complements the findings from prior studies. While prior studies did not identify context switch misses as consisting of two types (replaced and reorder misses), our study identifies reordered misses as context switch misses and establishes the interaction between them and the LRU cache replacement policy, cache size, and the amount of cache perturbation.
In addition, previously there were no studies that could show the exact relationship between an application's temporal reuse pattern with its vulnerability from suffering context switch misses. Empirical studies, either simulation studies or measurement on real systems, cannot reveal the underlying mathematical relationships between the various factors that affect the context switch misses and the number of context switch misses an application suffers from.
Analytical models can potentially fill that role but they need to capture all essential variables in order to have a sufficient resolution. Several analytical models have been proposed in the past [Agarwal 1989; Suh et al. 2001 Suh et al. , 2002 Thiebaut and Stone 1987; Hwu and Conte 1994] . Thiebaut and Stone [1987] modeled context switch misses by considering the cache size and the working set size of an application in a time-shared processor environment. However, their model ignores the impact of the temporal reuse patterns of the application. Agarwal et al. [1989] proposed an analytical model to predict the overall cache miss rate including context switch misses. Their model takes into account the temporal reuse patterns of applications, but it ignores the interaction of cache replacement policy and the behavior of context switch misses. The model only captures the replaced context switch misses and ignores the reordered context switch misses. Hwu and Conte [1994] proposed a high-level model to predict the worst-case number of context switch misses given benchmark traces. The worst-case number is obtained by assuming that cache perturbation during a context switch replaces all existing data of an application in the cache. In contrast, our model can predict the number of context switch misses under various degrees of cache perturbation. Hwu and Conte also proposed a method to estimate the degree of cache perturbation by estimating the fraction of cache content flushed during a context switch for a given benchmark. The degree of cache perturbation can be a useful input to our model. Suh et al. [2001 Suh et al. [ , 2002 proposed an analytical model for estimating the total miss rate of an application that includes all types of context switch misses. Unfortunately, the model requires a continuous miss rate curve as profiling information, that is, the miss rate of a thread for any given cache size, including noninteger values. Such profiling information is difficult to obtain since cache parameters (size, associativity, block size) have discrete rather than continuous values. While discrete data series can be interpolated into continuous one, the interpolation only produces accurate modeling if there are many data points. Hence, the model in [Suh et al. 2001 [Suh et al. , 2002 ] assumes a small cache that is fully associative, which is an unrealistic assumption for L2 or L3 caches, in which the overheads due to context switch misses are more significant than in a L1 cache.
The model proposed in the second part of our study models the relationship between temporal reuse patterns of applications, cache configurations, and the LRU cache replacement policy. It includes all types of context switch misses, relies on a realistic profiling information, and is appropriate for modeling large and set associative caches.
CHARACTERIZING CONTEXT SWITCH MISSES
In this section, we will present the first contribution of this article on characterizing the behavior of reordered misses for various applications, cache sizes, and degrees of cache perturbation. Used (LRU) block. When the process resumes execution after the context switch, the cache has been perturbed by another process which left one of its cache blocks at the MRU position (indicated by the "hole" in Figure 3 (b)). The cache perturbation causes block D to be replaced from (or shifted out of) the cache. Suppose that now the application chronologically accesses block D, C, and then E. Without the cache perturbation, only the access to block E would result in a cache miss. With the cache perturbation, the access to D results in a cache miss (Figure 3(c) shows the resulting cache state). Since D was replaced by the perturbation, we refer to the miss as a replaced context switch miss. Next, when the process accesses block C, it also suffers a cache miss (Figure 3(d) shows the resulting cache state). Note that block C was merely reordered in the LRU stack and was not replaced by the cache perturbation, so the fact that it causes a cache miss is the artifact of the LRU cache replacement policy. We refer to such a miss as a reordered context switch miss. Finally, an access to E results in a cache miss, but it is not a context switch miss since it occurs regardless of whether there was a context switch.
Types of Context Switch Misses
From the figure, we can observe that the number of context switch misses after a context switch is influenced by the probability that replaced or reordered blocks will be accessed again when a thread resumes execution. Such probability is affected by the temporal reuse pattern of the application, and the specific causal relationship will be established in Section 4. In this section, we are interested in the composition of context switch misses: what fraction of them is due to reordered misses versus due to replaced misses. Clearly, if the context switch results in the entire cache state to be displaced from the cache, then all context switch misses will be replaced misses, since no block is reordered in the cache. Hence, reordered misses only occur when only a fraction of the cache is displaced during a context switch.
Characterization Methodology
We use a cycle-accurate processor simulator based on Simics [Magnusson et al. 2002] , a full-system processor simulation infrastructure. We run an unmodified Fedora Core 4 distribution of the Linux operating system on the processor. The processor has a scalar inorder issue pipeline with a 4 GHz frequency. The memory hierarchy has two cache levels. The L1 instruction cache has a 16KB size, 2-way associativity, and 1-cycle access latency. The L1 data cache has a 32KB size, 4-way associativity, and 2-cycle access latency. The L2 cache is 8-way associative, has an 8-cycle access latency, and its cache size ranges from The L2 miss frequency is the average number of cache misses in a single cache set that occur in 50 milliseconds. The L2 cache size is 512KB.
512KB to 4MB. All caches have the block size of 64-byte, implement writeback policy and use the LRU replacement policy. To collect the number of context switch misses, we implement two L2 caches: one real L2 cache that is affected by the cache perturbation, and a hypothetical isolated L2 cache that is not affected by the cache perturbation. Each L1 cache miss is passed to both caches to determine whether it will hit or miss on each of the L2 caches. The difference in the numbers of cache misses between these two caches measures the number of L2 context switch misses. We consider all seventeen C/C++ benchmarks from the SPEC2006 benchmark suite [Standard Performance Evaluation Corporation 2006] . We omit benchmarks written in Fortran because of a limitation in our compiler infrastructure. Table I shows each benchmark's L2 cache miss rates (number of L2 cache misses divided by L2 cache accesses) and the L2 cache miss frequency (number of L2 cache misses per unit time) on a 512KB cache. Of the seventeen benchmarks, we choose twelve representative applications that have distinct temporal reuse patterns (including miss rates) and miss frequency. We compile the benchmarks using gcc compiler with O1 optimization level into x86 binaries. We use the ref input sets and simulate two billion instructions after skipping the initialization phase of each benchmark, which is identified through manual inspection of the source code. Figure 4 shows the breakdown of the L2 cache misses for twelve SPEC2006 benchmarks when each benchmark is coscheduled with another interfering benchmark, for various cache sizes. Since there are eleven other benchmarks, there are eleven possible coschedules. Hence, the number of L2 cache misses of each benchmark is taken as the average over eleven coschedules the benchmarks can have, normalized to the case in which 512KB cache is used. A time slice of 5ms is used for both benchmarks in a coschedule. The Linux kernel version 2.6 assigns time quanta between 5 ms to 200 ms based on a process/thread priority level, so 5ms corresponds to the lowest priority level.
Characterization Results
The figure shows that as expected, as the cache size increases, the "natural misses" (the sum of cold, capacity, and conflict misses) decrease. However, the number of context switch misses exhibits very different behavior. Sometimes they decline (in namd, perlbench), increase (in mcf, soplex), or increase then decline (in astar, bzip2, gcc, hmmer, omnetpp and sjeng). The reason for this behavior is because when the cache is very small, there are not many cache blocks that can be displaced by a cache perturbation, so the number of context switch misses is low. As the cache becomes larger, a cache perturbation may displace more cache blocks, causing more context switch misses. However, when the cache becomes large enough to hold the total working sets of both benchmarks, cache perturbation only displaces very few blocks, so the number of context switch misses declines. Rather than being displaced, most blocks are now reordered, but reordered blocks do not incur context switch misses if there are no other misses to cause them to be displaced when the thread resumes execution. Hence, the absolute number of reordered misses also declines as the cache becomes large enough.
The figure also shows that when both benchmarks in a coschedule are assigned time slice of 5ms, context switch misses can represent a significant fraction of the total L2 cache misses, especially on larger cache sizes, which implies that they need to be taken into account when designing a system. Obviously, if a larger time slice is used, the frequency of context switches occuring in the system will decrease, and hence the total number of context switch misses will be reduced as well. Figure 5 shows the number of context switch misses each benchmark suffers from when it is assigned time slices of 5ms, 25ms, and 50ms, respectively, while the coscheduled benchmarks still use 5ms. The results are normalized to 5ms case for each benchmark. The figure shows that, as expected, when the time slice of the primary benchmark is increased to r×, the number of context switch misses it suffers from decreases to 1 r of the original number of context switch misses on average (i.e., compared 5ms, approximately 20% for 25ms and 10% for 50ms). However, caution is needed before making a conclusion that context switch misses are easy to eliminate through the use of large time slices, for several reasons. First, in many operating systems including Linux, applications with low priorities in the system are granted small time quanta, causing them to suffer from a large number of context switch misses. Secondly, some applications that are I/O intensive often block before they use up a time quantum. Thirdly, applications that time-share a processor with an I/O-intensive application are also forced to context switch very frequently due to interrupts. For example, we observed that on typical machines, when the GNU compiler gcc and a secure copy application scp are coscheduled, both suffer very frequent context switches and each of them runs for much less than 1ms before it is context switched out (versus 5ms we use in this study). Finally, perhaps the most important reason why a large time slice may not be a solution is that it becomes much less effective in reducing the number of context switch misses as the cache size increases. We will show this in Section 6.2.
How does the composition of replaced and reordered misses change with different cache sizes? Figure 6 shows the number of reordered versus. replaced misses as a fraction of the total context switch misses. When the cache size is small, a cache perturbation is more likely to displace cache blocks than reorder them, so the fraction of reordered misses is small (roughly 15% on average for a 512KB L2 cache). When the cache size increases, a cache perturbation is more likely to reorder cache blocks than to replace them, so the fraction of reordered misses increases (to roughly 32% on a 4MB L2 cache). In some applications, reordered misses even account for roughly 50% of all context switch misses (libquantum, mcf, and soplex in 4MB cases). From the figure, we observe that reordered misses are a significant component of context switch misses, and counting only replaced misses as context switch misses as in prior studies [Agarwal 1989 [Agarwal , 1988 Koka and Lipasti 2005; Thiebaut and Stone 1987] can result in significantly and systematically underestimating the total number of context switch misses.
The number of context switch misses an application suffers from when it is coscheduled with other applications are essentially determined by two factors: the amount of cache perturbation (how many blocks are reordered and replaced from the cache), and how likely the affected blocks will be needed again by the application. The amount of cache perturbation depends on how many interfering applications there are, how long they run, and how fast they bring in new cache blocks to cause the cache perturbation. Since it is difficult to produce all possible scenarios, in order to better understand the behavior of reordered misses, we abstract the amount of cache perturbation by a single metric which we call the shift amount. During a cache perturbation, when a new block is brought in, it is placed at the most recently used entry in a cache set, causing all other blocks in the set to be shifted in the recency order, with the LRU block displaced from the cache set. The shift amount refers to the number of new blocks brought into each cache set, which is also equal to the number of positions old blocks are shifted in their recency order. A larger shift amount indicates more cache perturbation from other applications. The maximum value of shift amount is by definition equal to the cache associativity.
With the amount of cache perturbation abstracted as the shift amount, we run each of the twelve SPEC2006 benchmark, and every 5ms we pause the benchmark, perturb the L2 cache by the shift amount, and resume the benchmark execution. Figure 7 shows the percentage increase in the number of L2 cache misses due to context switching. From this figure, we can make a few observations. First, the number of context switch misses monotonically increases as the shift amount increases for all benchmarks. The reordered misses, however, reach their maximum when the shift amount is 4 (50% of the cache size) or 6 (75% of the cache size). The number of reordered misses is affected by the number of blocks reordered and how many recency order positions they are shifted. With a small shift amount, many blocks are reordered but they are only slightly shifted. As the shift amount grows, fewer blocks are reordered but they are shifted by more positions in the recency order, causing an increase in reordered misses. However, a very large shift amount implies that very few blocks are reordered, so the number of reordered misses declines.
The analysis explains why the fraction of reordered misses increases with larger cache sizes in Figure 6 . With the time quantum unchanged, larger cache sizes correspond to going from a very large shift amount to a smaller shift amount, causing an increase in the fraction of reordered misses.
Overall, from this characterization study, we have learned that the number of context switch misses tends to increase as the cache size increases but only up to a point in which it starts to decline. Context switch misses also correspond to an increasing fraction of total cache misses. The number of reordered misses tends to reach its peak when cache perturbation affects roughly a half of the cache size, while the fraction of reordered misses of the total context switch misses increases as the cache size increases. The implication of these observations to cache design is: designers must take into account context switch misses in addition to other types of misses, especially when the level of processor sharing is high (i.e., high cache perturbation), and when the cache size is relatively large.
Although simulation studies could help us understand major behavior trends of context switch misses, they are insufficient for understanding how exactly different applications suffer different numbers of context switch misses. To gain such understanding, as a second contribution, in the next section we derive the mathematical relationship between an application's temporal reuse pattern and the behavior of context switch misses through an analytical Markov-based model.
THE ANALYTICAL CACHE MODEL

Assumptions and Input of the Model
Estimating how many context switch misses an application will likely suffer requires us to determine the probability of an individual cache access incurring a context switch miss, and sum up such probabilities over a group of cache accesses. From the example in Figure 3 , estimating the probability of a single cache access incurring a context switch miss requires us to take into account: (1) the amount of cache perturbation introduced by the context switch, (2) the temporal reuse pattern of the application, (3) the cache replacement policy, and (4) and the location of the holes introduced by the context switch at the time the access is made. The location of the holes matters because reuses to cache blocks that are in more recent stack positions than the holes do not change the location of the holes, while those that are in less recent stack positions than the holes shift the position of the holes.
The temporal reuse pattern of an application can be captured through a popular profiling technique called the stack distance profiling [Cascaval and Padua 2003; Cascaval et al. 1999; Guo and Solihin 2006; Mattson et al. 1970] , or sometimes also referred to as marginal gain counters [Suh et al. 2002] . Basically, the stack distance profiling records the distribution of accesses to different LRU-stack positions, either as global information for the entire cache, or as local information for each cache set. To collect the global information, for an A-way associative cache, A + 1 counters are kept: C 1 , C 2 , . . . , C A , C >A . The LRU-stack positions are enumerated, with the MRU position as the first stack position, and the LRU position as the A th position. On each cache access (to any set), one of the counters is incremented. A cache access to a block at the i th LRU-stack position increments C i . If a cache access does not find the cache block in the LRU stack, it increments C >A . After the access, the stack is updated, with the block recently accessed moved up to the first stack position, while other blocks between the first stack position and the old position of the accessed block are shifted down. Collected over a long period, the stack distance profile can be used to estimate the probability that a block in the i th stack position to be reused in the next cache access as
To collect the local (per-set) profiling information, we can maintain one set of counters for each cache set. If cache accesses are uniformly distributed across all cache sets, the global stack distance profile is sufficient in capturing the overall temporal reuse pattern of the application. Due to its simplicity, we collect the global stack distance profile. A stack distance profile can be obtained statically through static analysis [Cascaval et al. 1999 ], or at runtime through simulation or direct hardware implementation [Suh et al. 2002] .
When a cache brings in a new block, it must find a block to replace to make room for the new block. Which block is selected for replacement is determined by the cache replacement policy. Applications often have regular temporal reuse behavior in which it tends to reuse more recently used data more than less recently used data. For this reason, most cache implementations today implement Least Recently Used (LRU) replacement policy or its approximations. Hence, in our model we assume LRU cache replacement policy.
Similar to the characterization in Section 3.3, we abstract the amount of cache perturbation as the shift amount, that is, the number of stack positions a process' data blocks are shifted in the LRU stack, which is also equivalent to the number of holes introduced in each cache set. We refer to such number as the shift amount, denoted as δ. The range of values for δ is δ = 0 . . . A.
We further assume that the location of the holes in all cache sets to be contiguous, which rests on two smaller assumptions. First, consecutive context switches are sufficiently separated in time that holes from one context switch have been completely shifted out prior to the next instance of context switch. The assumption is mostly valid given that time quanta used by operating systems today are in the order of at least a few milliseconds. Second, processes that time-share a processor do not share data, which is mostly valid for independent and unrelated processes. Communicating processes may have a high degree of data sharing, but context switching is not necessarily harmful for them, so we do not seek to model them. Finally, the assumption of contiguous holes is not a fundamental restriction of our model. Its purpose is to simplify the model by reducing the state space. The assumption can be relaxed at the expense of additional model complexity.
Model Formulation
We will start by defining some basic terms that we will use throughout the discussion. The process of which the context switch misses we want to model is referred to as the target process. The target process' miss rate without cache perturbation from context switches is referred to as the natural cache miss rate, computed as the ratio of the number of noncontext switch misses divided by the number of cache accesses. To simplify the discussion, we begin our model formulation for a single cache set and a single instance of context switch. The cache state necessary for our model is defined as follows.
Definition 1. For a single cache set in an A-way associative cache, a cache state is a tuple (c, h) where c is the capacity (or number of blocks) belonging to the target process, while h is the most recently used stack position of the holes in the LRU stack.
The range of values for c is c = 0 . . . A while for h is h = 1 . . . A + 1, where h = A+1 indicates that the holes have been completely shifted out of the cache set. An important invariant is h ≤ c+1 because the farthest position holes can start is when all c cache blocks of the target process are lumped together starting at the MRU position. As an example, the state is (3, 1) in Figure 3 The first step in our approach of modeling context switch misses is that for a given state, we find out what events can occur and what the resulting new states can be. To do that, we distinguish two cases: one case in which the rightmost hole is not at the LRU position, versus the other case in which the rightmost hole is at the LRU position. The former case occurs when c ≥ h and is illustrated in Figure 8 , while the latter occurs when h = c + 1 and is illustrated in Figure 9 . Figure 8 shows a process having six cache blocks in an 8-way associative cache set, with two holes starting at the fifth stack position, corresponding to state (6, 5). In the upper case, the process accesses the block to the left of the holes at the fourth stack position (marked by an asterisk), resulting in the block moving to the MRU stack position, but the holes remain where they are. The new state is the same as the current state. In the lower case, the access is to a block to the right of the holes at the seventh stack position, causing the block to move up to the MRU position and shift the holes down one stack position. The new state is now (6, 6). The second case in which the holes are at the end of the LRU stack is shown in Figure 9 . The current state is (6, 7). In the upper case, the process accesses the block to the left of the holes at the fourth stack position, resulting in the block moving to the MRU stack position, but the holes remain where they are. The new state is the same as the current state. In the lower case, the access is to a block not found in the LRU stack, causing the block to be brought into the MRU position and the holes shifted down one stack position and the rightmost hole shifted out, so the new state is (7, 8).
These cases and their state transitions can be captured using Markov modeling. However, rather than starting with a current state and determining what next states it may transition into, we reverse the process and start with a current state and determine what previous states can possibly lead to the current state. In addition, we need to consider one more input variable N, which specifies how many accesses to a cache set a process will make when it resumes execution after a context switch. An iterator variable n will initially take the value of 0 and as the Markov model makes the state transitions on each access, n is incremented until it reaches N. Hence, we modify the definition of a state to include n.
Definition 2. For a single cache set in an A-way associative cache, a cache state is a tuple (c, h, n) where c is the capacity (or number of blocks) belonging to the target process, h is the most recently used stack position of holes in the LRU stack, and n is the number of accesses to the cache set that has occurred so far.
The Markov model corresponding to the current state (c, h, n) is shown in Figure 10 . One possibility to reach the current state is when the previous state (c, h, n− 1) and the n th cache access uses a block that is to the left of the holes. In this case, the holes stay in their previous positions. The probability of such transition is thus the probability of accessing blocks in stack position 1, 2, . . . , h−1, that is, P stay (h) ≡ h−1 j=1 P reuse ( j), where P reuse ( j) is obtained from Eq. (1).
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Another possible previous state is (c − 1, h − 1, n − 1). When the rightmost hole is at the LRU stack position (i.e., h = c + 1), an access that misses in the LRU stack will bring a block into the cache set and shift the holes by one position. This case only occurs when the application accesses a block that is not one of the c − 1 blocks previously in the LRU stack, that is, the access is to blocks in position h − 1, h, . . . , ∞. Hence, the probability of this state transition is P shift (h) ≡ P reuse (>A) + A j=h−1 P reuse ( j). The final possible previous state is (c, h− 1, n− 1). When the rightmost hole is not at the LRU stack position (i.e., h < c + 1), an access to a block that is to the right of the holes shifts the holes by one stack position but does not increase the number of blocks of the target process. Since blocks to the right of the holes have stack distances of h − 1, h, . . . , ∞, the probability of this state transition is the same as before: P shift (h) ≡ P reuse (>A) + A j=h−1 P reuse ( j). Now we would like to express the Markov model in Figure 10 with a mathematical expression. Let P(c, h, n) denote the probability of the state (c, h, n) being reached in n accesses. We first note when the process resumes execution, it will find its cache blocks are already shifted by the shift amount δ, where δ is also the number of holes starting from the MRU position. Hence, the initial state is (A − δ, 1, 0) . The probability to be in the initial state is 1, since it is a given state. Hence, the mathematical expression for the Markov model can be written as in Figure 11 .
The first line in the expression states that the probability to reach the initial state when n = 0 is 1. The second line is directly taken from the Markov process in Figure 10 . When h = c + 1, all three previous states can possibly lead to the current state with each own transition probability. The third line is when h < c + 1. In this case, the previous state cannot be (c − 1, h − 1, n − 1) since the LRU block is not a hole, so there are only two possible previous states: (c, h − 1, n − 1) or (c, h, n − 1). Finally, the fourth line states that the probability value for all other cases is zero. With the expression, P(c, h, n) can be computed recursively for any combination of (c, h, n) values. To determine the number of cache misses in a cache set that a target process likely suffers from, we note that each Markov state has its own probability of a cache miss. If the current state of (c, h, n) is already reached, a new cache access suffers a cache miss when the accessed block is not among the c blocks currently in the LRU stack. Hence, the conditional probability of miss, denoted as P condmiss (c), is the sum of probabilities of accessing blocks in the original stack positions c + 1, c + 2, . . . , ∞.
The contribution of such a miss to the overall cache misses is the product of the probability of reaching the current state and the probability that the current state causes a cache miss in the next access. Hence,
Understanding the Behavior and Implications of Context Switch Misses
To get the overall cache misses, all that is left is to sum up the probabilities of cache misses for all combination values of c, h, and n, leading to
The next step in our modeling is to determine which of the total cache misses are context switch misses, and which are natural cache misses. We note that for N accesses, the number of natural cache misses is simply the product of the probability of each cache access incurring a cache miss (absence of holes) times the number of cache accesses, that is
Therefore, the estimated number context switch misses in a cache set over N accesses is
C SMisses(N) = T otMisses(N) − NatMisses(N).
Finally, the total estimated number of context switch misses can be obtained by summing up the estimated context switch misses of all cache sets and over all instances of context switching. For simplicity, in the rest of the article we will assume that a constant shift amount is applied equally to all cache sets at each instance of context switching.
MODEL VALIDATION
Validation Methodology
To validate our model, we compare the number of context switch misses estimated by our model against that obtained from the simulator for SPEC2006 applications. The processor and memory hierarchy models are as described in Section 3, except that we use 512KB L2 cache size to reduce the set variation on the global stack distance profile. We chose fourteen applications that have relatively large miss frequency in 50ms time quanta in order to satisfy the assumption that holes are completely shifted out in one time quantum. Hence, we do not include h264ref, namd and povray in the validation.
We run one application at a time on the simulation model. Every time quantum, we perturb the "real" L2 cache by inserting δ holes to simulate the cache perturbation effect of context switching, while the "isolated" L2 cache is not perturbed. All L1 cache misses are passed to both L2 caches simultaneously. The time quantum is chosen to be 50ms, which corresponds to a relatively low priority level in Linux OS. After the perturbation, the application is resumed.
Another statistic that is collected over each time quantum is the average number of cache accesses per set, which is used as the input N to our model so that the model can produce an estimate of context switch misses for that time quantum. For validation, the number of context switch misses estimated by the model is compared against that collected by the simulation. Figure 12 shows the total number of context switch misses over all instances of context switches as collected by the simulation (labeled as sim) and as estimated by our model (labeled as model), with the shift amount (δ) varies from 0 (no cache perturbation, zero context switch misses) to 8 (the entire cache contents are shifted out, the worst-case context switch misses).
Validation Results
The figure shows that the predicted number of context switch misses presents remarkably similar trends (shapes of the curves) with the actual number of context switch misses. There is some divergence between them when the shift amount is large, but the similarity in the overall trend indicates that our model has captured most of the important variables that affect context switch misses. It also indicates that our model is accurate enough for identifying behavior trends of context switch misses, or for comparing which of the two cache configurations yields fewer number of context switch misses.
We dig deeper into why the predicted number of context switch misses diverges from that collected from simulation when the shift amounts are large. For this purpose, we choose four benchmarks that exhibit the largest estimation errors from Figure 13 : astar, mcf, milc, and perlbench.
First, we suspect that the stack distance profile that we collect for the entire cache may not be representative of the stack distance profile of individual cache sets. It is well-known that a relatively small number of sets have disproportionately high number of addresses that map on them (hot sets) while the majority of sets have fewer addresses that map on them (cold sets). As a result, hot sets have much higher miss rates than cold sets, and the total number of accesses required to shift holes out is much smaller in hot sets than in cold sets. Meanwhile, we use the global stack distance profile, and the number of accesses (i.e., N) fed into the model is the average over all sets. If cold sets outnumber hot sets significantly, N is slightly small for cold sets, but much too large for hot sets. As a result, the number of context switch misses is likely slightly underestimated for cold sets, but significantly overestimated for hot sets.
To verify this guess, we choose one set of the cache, collect the local stack distance profile and the number of accesses required to shift all holes in the set out. They are input to the model to predict the number of context switch misses that occur on that set. Figure 13 shows predicted versus actual number of context switch misses for the entire cache (from Figure 12 ) in dashed lines, superimposed with the predicted versus actual number of context switch misses for a single cache set in solid lines. The figure shows that the predicted and actual number of context switch misses are much closer on a single cache set than on the entire cache. This confirms that the estimation error on a large shift amount is mostly caused by the limitation of the input to the model (the global profiling information) rather than the inaccuracy of the model itself. Figure 12 shows that the number of context switch misses increases differently for different benchmarks as the shift amount increases: they may increase slowly at first then rapidly later (such as in lbm), increase at a steady rate (such as in gobmk), or increase rapidly first then slowly later (such as omnetpp). This phenomena is related to why different applications suffer from context switch misses differently (recall the discussion on sjeng versus hmmer in Section 1). The reason for this is the difference in the benchmarks' temporal reuse patterns. Figure 14 shows the probability function of accesses to different stack positions for lbm and omnetpp. The figure shows that lbm has very low reuse probabilities (almost 0) at the last four stack positions (position 5 through 8), and only reuses cache blocks at the four most recent stack positions (small reuse distance), so a shift amount of four replaces blocks that are not likely reused by lbm, resulting in slow increment of context switch misses. However, a shift amount of eight would replace blocks that are highly reused, so the context switch misses increase rapidly. In contrast, omnetpp highly reuses cache blocks at all stack distances (large reuse distance), so even a small shift amount increases the context switch misses rapidly. As the shift amount increases from six to eight, the MRU and second MRU blocks are also replaced, so at the first glance it might seem that the context switch misses will still rise rapidly. However, note that as the shift amount grows, more blocks are replaced and fewer blocks are reordered. Hence, the number of reordered misses tapers off and becomes zero when the shift amount is eight, and this in effect significantly slows the growth of context switch misses on larger shift amounts. Overall, the figure points out that different applications react to different shift amounts differently in terms of how much they suffer from cache perturbation.
Why Applications Suffer Context Switch Misses Differently
ANALYTICAL MODEL CASE STUDIES
We have built a simple but powerful analytical model to study the behavior of context switch misses. In this section, we will show how the model can be used for study while avoiding complicated and exhaustive empirical simulations. In both case studies, we assume the worst-case cache perturbation and use the maximum shift amount (δ = L2 cache associativity) for a 512KB cache. We further assume the time quantum to be large enough for the holes introduced by an instance of cache perturbation to be completely shifted out of cache. This corresponds to the worst-case context switch penalty on cache performance when a thread resumes execution after context switching [Hwu and Conte 1994] . Such a time quantum varies from 1ms to 30ms (average of 10ms) for a SPEC2006 benchmark on a 512KB L2 cache. As in Section 5, we use the time quantum of 50ms for all benchmarks. Therefore, the number of cache accesses N for each benchmark is collected during 50ms in our evaluation.
Prefetching
We apply the model to understand the impact of the use of prefetching on the number of context switch misses a thread suffers from. The reason why we choose prefetching is because it is commonly implemented in current processors, but studies in prefetching usually only consider natural misses (cold, capacity, and conflict) and ignore context switch misses.
For the prefetching algorithm, we implement Jouppi's stream buffers [Jouppi 1990 ], a popular prefetching algorithm whose variants are implemented in real systems [Hinton et al. 2001; IBM 2002] . Stream buffers detect accesses to block addresses that form a sequential or stride pattern (called a stream), and prefetch the next few blocks in the stream in anticipation that the processor will continue accessing blocks from that stream. Stream buffers tend to have high coverage (a large fraction of cache misses can be prefetched) and high accuracy (most prefetched blocks are actually used by the processor), and is relatively simple to implement. We implement a stream buffer prefetcher with an unlimited number of streams, and up to four blocks can be prefetched for a single stream. The prefetched blocks are placed directly in the L2 cache. Figure 15 shows the fractions of the original (natural or total) L2 cache misses that remains across different benchmarks after prefetching is applied, sorted in descending order based on the fraction of natural misses remaining. In other words, applications for which prefetching is more effective in eliminating natural cache misses are placed on the right. The original total misses are obtained by adding the number of natural misses with the predicted context switch misses, based on the original stack distance profile of each application. The remaining total misses are obtained by adding the number of natural misses with the predicted context switch misses, based on the stack distance profile of each application when prefetching is applied. Note that the divergence error we discuss in Section 5 plays little role here since it affects the total misses in both the original and prefetching cases. Also note that the model lumps together all additional fetches as context switch misses, although some of them may be due to additional prefetch requests rather than additional demand misses. We do not need to distinguish them if the focus is the total off-chip bandwidth utilization.
As expected, the figure shows that stream buffer prefetching is highly effective. It removes two-thirds of the natural cache misses on average. However, surprisingly in all benchmarks the fraction of remaining total cache misses is consistently higher than the fraction of remaining natural misses (46% versus 33% on average). The effectiveness of prefetching can sometimes be largely overstated if context switch misses are not included. In addition, the difference between the fractions of the remaining natural misses versus the remaining total misses is the highest for benchmarks on the right side, that is, the benchmarks for which prefetching is highly effective in eliminating the natural cache misses.
To understand the reasons behind these observations, recall that prefetching brings blocks into the cache early, causing them to wait in the cache until they are used by the processor. However, while waiting, they gradually shift closer to the LRU position whenever new blocks are brought into the cache. Consequently, some prefetched blocks are replaced before the processor has a chance to use them. When a processor starts with an "empty" cache (no cache blocks belong to itself) after cache perturbation, it will start demandfetching and prefetching blocks. All demand-fetched blocks are always useful but some of the prefetched blocks may be replaced before their first use, and have to be refetched later Fig. 16 . Usefulness of a prefetch block: the probability of prefetched blocks to be used (U pre f etch ) vs. usefulness of a demand fetched block: the probability of demand-fetched blocks to be reused (U demand ).
on. In other words, demand-fetched blocks are fetched only once (before they are used), but prefetched blocks may be fetched multiple times (until they are used). Such refetches waste bandwidth and are counted by our model as context switch misses.
For benchmarks that have a large difference between the fractions of the remaining natural misses versus the remaining total misses (milc, sjeng, sphinx3, libquantum, hmmer, and lbm) , there is an additional explanation. The reason has to do with how "useful" a prefetched block is relative to a demand-fetched block, where "useful" refers to the probability of the processor accessing the block in the near future. To measure such usefulness, let us denote the probability of prefetched blocks to be used by the processor while they reside in the cache as U prefetch . In other words, U prefetch is prefetching accuracy. Let us also denote the probability of demand-fetched blocks to be reused by the processor while they reside in the cache as U demand . We measure U demand as the number of cache hits on demand-fetched blocks divided by the total number of cache accesses to demand-fetched blocks. We collect both U prefetch and U demand for each benchmark and show them in Figure 16 . The benchmarks are sorted in the same way as in Figure 15 but are divided into two groups: the left group consists of benchmarks in which prefetching is not very effective in eliminating natural cache misses, while the right group consists of benchmarks in which prefetching is highly effective.
Because of the high prefetching effectiveness, the benchmarks on the right group show U pre f etch values of at least 65%, and 77% on average. In addition, in most cases, U pre f etch exceeds U demand by a significant margin (77% versus 56% on average). For these benchmarks, a large number of useful prefetched blocks are lost during cache perturbation, requiring them to be refetched again, manifesting in future context switch misses. In contrast, prefetching is not highly effective for the benchmarks on the left group, with U demand having a value of at most 47%, and 33% on average. In addition, U pre f etch values for benchmarks on the left are much smaller than U demand values (33% versus 77% on average). Therefore, for benchmarks on the left group, perturbing prefetched blocks do not result in future context switch misses due to extra prefetching requests. Thus, perversely, the more effective the prefetching is, the more context switch misses (or refetches) are incurred. To our best knowledge, the insights that prefetching aggravates context switch misses and that the more effective prefetching is the more context switch misses it incurs have not been reported elsewhere in literature.
From the preceding analysis, we can conclude that prefetching tends to aggravate context switch misses, especially when prefetching is highly effective in reducing the number of natural cache misses. On the other hand, In Section 4, we have described that besides the amount of cache perturbation an application encountered during a context switch, the number of context switch misses it suffers from is solely a function of the temporal reuse pattern of the application. How can we reconcile these two views? The logical hypothesis from reconciling these two views is that prefetching must have altered the temporal reuse pattern of an application in such a way that it increases its susceptibility to context switch misses. As we have discussed in Section 5.3, a stack distance profile that has larger reuse distances produces higher number of context switch misses. Does prefetching have such kind of effect on stack distance profiles? We collect the stack distance profile of all benchmarks and find that indeed, prefetching tends to increase reuse probabilities of the stack positions that are affected by cache perturbation. Figure 17 shows the average stack distance profile among all benchmarks when there is no prefetching versus when prefetching is applied. As shown in the figure, prefetching increases the reuse distance of cache blocks, especially on medium stack positions (positions 2 through 7), therefore it increases the number of context switch misses.
Since now we know that prefetching aggravates the number of context switch misses, a natural question to ask is whether we can reduce prefetching-induced context switch misses by making prefetching less aggressive. To test this, we add Palacharla's filter [Palacharla and Kessler 1994] to the stream buffer to avoid useless prefetches. When there is a cache miss on block address i, instead of beginning prefetching immediately on the next block addresses i + 1, i + 2, . . . , prefetching is delayed until the stream is confirmed when we observe a miss on block address i + 1. To achieve that, a history buffer (filter) with ten entries is used to store the address i + 1 when a miss on block i occurs. Prefetching starts only when the miss on block i + 1 is detected. A filter entry is allocated when a miss address does not match in the history buffer and is freed once the stream is detected.
We collect the stack distance profile of each benchmark after applying the previous described filter mechanism to prefetching, and feed the stack distance profiles with a maximum shift amount and number of accesses in 50ms into the model to obtain the predicted number of context switch misses each benchmark suffers. We show the normalized number of context switch misses for each benchmark in three configurations: without prefetching versus with prefetching versus with prefetching plus a filter in Figure 18 . The figure shows that a less aggressive prefetching (using the filter) generates fewer context switch misses than a more aggressive prefetching. The average increment in the number of context switch misses drops from 44% to 18% for applications on the left group, and from 151% to 123% for applications on the right group.
Cache Sizes
Another case study we try is to investigate how cache size affects the number of context switch misses. The popular perception of enlarging on-chip caches is that it always reduces the number of cache misses. However, such perception is only true when referring to natural cache misses. When we consider the total number of cache misses, a different observation emerges.
More specifically, Figure 19 shows the natural and context switch misses for various cache sizes, normalized to the 512KB L2 cache size case for each benchmark. As before, we assume a maximum shift amount and set the time quantum to be 50ms for all cache sizes in the study.
As expected, the figure shows that the number of natural cache misses decreases markedly for most benchmarks as we go from 512KB to 4MB, except for a few benchmarks whose working sets are too big even for a 4MB cache (e.g., lbm, libquantum, and milc). However, the number of context switch misses increases significantly as we go from 512KB to 4MB, because cache perturbation can replace more data in a larger cache, 2 hence it will take more context switch misses in order to refetch some of such data. This observation agrees with previous studies by Agarwal et al. [1989] , Koka and Lipasti [2005] , as Fig. 19 . Natural and context switch cache misses for various cache sizes, normalized to the total number of misses on a 512KB L2 cache for each benchmark.
well as Hwu and Conte [1994] . However, our study shows an additional insight in that the growth in the worst-case number of context switch misses can outpace the decline in the number of natural misses for many benchmarks on relatively larger cache sizes. As a consequence, the total number of misses may reach the minimum not at the largest cache size, but at a medium cache size, as shown in Figure 19 .
It has been long observed that increasing the cache size has a diminishing return on reducing the number of natural cache misses. For example, in several studies [Hartstein et al. 2008; Rogers et al. 2009 ], it was shown that for an average commercial workload, the cache size must be quadrupled in order to reduce the cache miss rate by half. In contrast, the worst-case number of context switch misses grows almost linearly with the size of the cache, as the number of blocks that can be perturbed increases linearly. Therefore, it is inevitable that as the cache size increases, at some point, the worst-case number of context switch misses will eclipse the number of natural misses. Clearly, this result points out that careful design considerations must be employed in order to keep the actual number of context switch misses much below the worst-case number of context switch misses.
Recall that in Section 3.3 we made an observation that when the time slice of the primary benchmark is increased to r×, the number of context switch misses it suffers from decreases to 1 r of the original number of context switch misses on average (as shown in Figure 5 ). Note that the L2 cache size in the experiment was fixed to 1MB. If the cache size increases at the same pace with the increase in the time quantum, will the context switch misses still show the same trend? The answer is no. Figure 20 shows the normalized natural and context switch cache misses for various cache sizes and time quanta, when the time quantum is doubled as the cache size doubles. The results are averaged among all SPEC2006 benchmarks. As the Figure 20(a) shows, while the number of natural misses decreases rapidly with the increase in cache size, the number of context switch misses decreases only slightly. The reason for this is because the benefit from fewer context switches with a larger time quantum is mostly offset by the increase in the number of context switch misses that occurs in each context switch. Only at a large cache size of 4MB does the number of context switch misses start to decline noticeably, which is likely because the cache is large enough to hold much of the working set of both applications. Consequently, as Figure 20 (b) shows, the fraction of all cache misses that are context switch misses increases rapidly as the cache size increases until it saturates at about 57% at 4MB cache size and 40ms time quantum.
The observations above have several significant implications for OS thread scheduler design. First, the choice of a time slice to use for a given application must not only consider the application thread's priority, but also the size of the cache in the system. While using a large time slice works well to minimize the number of context switch misses on a relatively small cache size through reducing the frequency of context switches, it may increase the number of context switch misses for larger cache sizes due to a larger amount of cache perturbation. The worst possible choice of a time slice is equal to the time interval needed for an application to fill the entire cache. At such a time slice, the cache is consistently in the transient state of being perturbed or refilled. Consequently, our results argue that for a large cache size, the time slice must be chosen to be relatively small (so that the cache is only partially perturbed by a context switch) or very large (so that the cache can stay filled up for a long time before being perturbed).
CONCLUSIONS
We have characterized the behavior of context switch misses, especially focusing on the behavior of reordered misses. We have shown that reordered misses occur due to the interaction of cache replacement policy with the temporal reuse pattern of an application. The number of reordered misses tends to reach its peak when the cache perturbation affects roughly a half of the cache size, and the fraction of reordered misses with regard to the total number of context switch misses increases as the cache size increases.
We have also presented an analytical model to reveal the mathematical relationship among cache parameters, the temporal reuse behavior of a thread, and the number of context switch misses the thread suffers. We found that applications with a larger reuse distance (flatter stack distance profile) are more vulnerable to suffering context switch misses than applications with a smaller reuse distance (a concentrated stack distance profile). Applying the model, we showed that prefetching makes stack distance profile flatter, consequently aggravating context switch misses. In addition, perversely, the more effective prefetching is for an application, the higher the number of context switch misses the application
